![Electronics | Free Full-Text | Low Power High-Efficiency Shift Register Using Implicit Pulse-Triggered Flip-Flop in 130 nm CMOS Process for a Cryptographic RFID Tag Electronics | Free Full-Text | Low Power High-Efficiency Shift Register Using Implicit Pulse-Triggered Flip-Flop in 130 nm CMOS Process for a Cryptographic RFID Tag](https://www.mdpi.com/electronics/electronics-05-00092/article_deploy/html/images/electronics-05-00092-g001.png)
Electronics | Free Full-Text | Low Power High-Efficiency Shift Register Using Implicit Pulse-Triggered Flip-Flop in 130 nm CMOS Process for a Cryptographic RFID Tag
![Electronics | Free Full-Text | A One-Cycle Correction Error-Resilient Flip- Flop for Variation-Tolerant Designs on an FPGA Electronics | Free Full-Text | A One-Cycle Correction Error-Resilient Flip- Flop for Variation-Tolerant Designs on an FPGA](https://www.mdpi.com/electronics/electronics-09-00633/article_deploy/html/images/electronics-09-00633-g001.png)
Electronics | Free Full-Text | A One-Cycle Correction Error-Resilient Flip- Flop for Variation-Tolerant Designs on an FPGA
![a) General flip-flop topology with pulse generator followed by slave... | Download Scientific Diagram a) General flip-flop topology with pulse generator followed by slave... | Download Scientific Diagram](https://www.researchgate.net/publication/278049212/figure/fig4/AS:614375354298368@1523489907206/a-General-flip-flop-topology-with-pulse-generator-followed-by-slave-latch-b.png)
a) General flip-flop topology with pulse generator followed by slave... | Download Scientific Diagram
![a) Non-volatile flip flop architecture using PMC devices with write... | Download Scientific Diagram a) Non-volatile flip flop architecture using PMC devices with write... | Download Scientific Diagram](https://www.researchgate.net/publication/278049212/figure/fig5/AS:614375354298369@1523489907315/a-Non-volatile-flip-flop-architecture-using-PMC-devices-with-write-and-read-circuitry.png)
a) Non-volatile flip flop architecture using PMC devices with write... | Download Scientific Diagram
![Electronics | Free Full-Text | Timing Analysis and Optimization Method with Interdependent Flip-Flop Timing Model for Near-Threshold Design Electronics | Free Full-Text | Timing Analysis and Optimization Method with Interdependent Flip-Flop Timing Model for Near-Threshold Design](https://www.mdpi.com/electronics/electronics-11-03670/article_deploy/html/images/electronics-11-03670-g001.png)
Electronics | Free Full-Text | Timing Analysis and Optimization Method with Interdependent Flip-Flop Timing Model for Near-Threshold Design
![The layouts of different flip-flops: (a) ST-TG-FF, (b) Mutoh-FF, (c)... | Download Scientific Diagram The layouts of different flip-flops: (a) ST-TG-FF, (b) Mutoh-FF, (c)... | Download Scientific Diagram](https://www.researchgate.net/publication/287040574/figure/fig1/AS:1088911203934208@1636628070087/The-layouts-of-different-flip-flops-a-ST-TG-FF-b-Mutoh-FF-c-Balloon-FF-d.jpg)